

CLAIMS

What is claimed is:

1 1. A process of forming a refractory metal liner, comprising:
2 depositing a layer of refractory metal on a first conductive layer, at least
3 half of said depositing being carried out in the presence of an amount of
4 passivating agent that is sufficient to impede subsequent reaction of at least a top
5 half of said layer of refractory metal with said first conductive layer and is less
6 than an amount of passivating agent necessary to form a stoichiometric refractory
7 metal compound with said passivating agent; and
8 annealing said refractory metal and said first conductive layer in a first
9 element ambient, thereby forming a stoichiometric refractory metal with said first
10 element in at least a portion of said top half of said layer of refractory metal.

1 2. The process in claim 1, wherein said depositing step forms a barrier in a
2 central portion of said layer of refractory metal.

1 3. The process in claim 2, wherein said barrier impedes impurities from
2 diffusing through said layer of refractory metal during said annealing process.

1 4. The process in claim 3, wherein said impurities comprise silicon
2 impurities.

1 5. The process in claim 2, further comprising forming a second conductive
2 layer over said layer of refractory metal in a chemical vapor deposition process,
3 wherein said barrier impedes impurities from diffusing through said layer of
4 refractory metal during said chemical vapor deposition process.

1 6. The process in claim 5, wherein said impurities comprise fluorine
2 impurities.

1 7. The process in claim 1, wherein:
2 said refractory metal comprises one of tungsten, titanium, molybdenum and
3 nickel;
4 said passivating agent comprises one or more of nitrogen and chlorine; and
5 said first element comprises one or more of hydrogen, nitrogen, and
6 ammonia.

1 8. A process of forming an electrical connection in an integrated circuit chip,
2 said process comprising:
3 depositing a liner on a first conductive layer, a portion of said depositing
4 being carried out in the presence of a passivating material, wherein said

5 passivating material combines with said liner to form a barrier, said barrier
6 impeding impurities from diffusing from said first conductive layer through said
7 liner,

8 annealing said liner and said first conductive layer in a first element
9 ambient; and

10 forming a second conductive layer over said liner, wherein said barrier
11 impedes said impurities from diffusing from said second conductive layer through
12 said liner during said forming of said second conductive layer.

1 9. The process in claim 8, wherein a concentration of said material in said
2 liner is less than an amount necessary to form a stoichiometric combination of
3 said liner and said passivating element.

1 10. The process in claim 8, wherein said forming of said second conductive
2 layer over said liner comprises a chemical vapor deposition process.

1 11. The process in claim 8, wherein said impurities comprise one or more of
2 silicon impurities and fluorine impurities.

1 12. The process in claim 8, wherein:
2 said liner comprises one of tungsten, titanium, molybdenum and nickel;
3 said passivating agent comprises one or more of nitrogen and chlorine;

4 said first element comprises one or more of hydrogen, nitrogen, and

5 ammonia; and

6 said second conductive layer comprises one of tungsten and copper.

~

1 13. A process of forming an integrated circuit chip comprising:

2 depositing a liner on a first conductive layer, a portion of said depositing

3 being carried out in the presence of a passivating material, wherein said

4 passivating material combines with said liner to form a barrier, said barrier

5 impeding impurities from diffusing from said first conductive layer through said

6 liner,

7 annealing said liner and said first conductive layer in a first element

8 ambient; and

9 forming a second conductive layer over said liner, wherein said barrier

10 impedes said impurities from diffusing from said second conductive layer through

11 said liner during said forming of said second conductive layer.

1 14. The process in claim 13, wherein a concentration of said material in said

2 liner is less than an amount necessary to form a stoichiometric combination of

3 said liner and said passivating element.

1 15. The process in claim 13, wherein said forming of said second conductive

2 layer over said liner comprises a chemical vapor deposition process.

1 16. The process in claim 13, wherein said impurities comprise one or more of
2 silicon impurities and fluorine impurities.

1 17. The process in claim 13, wherein:
2 said liner comprises one of tungsten, titanium, molybdenum and nickel;
3 said passivating agent comprises one or more of nitrogen and chlorine;
4 said first element comprises one or more of hydrogen, nitrogen, and
5 ammonia; and
6 said second conductive layer comprises one of tungsten and copper.

1 18. A refractory metal liner, comprising:
2 a barrier comprising a passivating agent, said barrier impeding a
3 subsequent reaction of at least a top half of said refractory metal liner with an
4 adjacent conductive layer, an amount of said passivating agent in said barrier
5 being less than an amount necessary to form a stoichiometric combination of said
6 refractory metal liner and said passivating agent.

1 19. The refractory metal liner in claim 18, wherein said barrier is positioned in
2 a central portion of said refractory metal.

1 20. The refractory metal liner in claim 19, wherein said barrier impedes
2 impurities from diffusing from said first conductive layer through said refractory
3 metal.

1 21. The refractory metal liner in claim 20, wherein said impurities comprise
2 silicon impurities.

1 22. The refractory metal liner in claim 19, wherein a second conductive layer
2 is positioned over said refractory metal, said barrier impeding impurities from
3 diffusing from said second conductive layer through said refractory metal.

1 23. The refractory metal liner in claim 22, wherein said impurities comprise
2 fluorine impurities.

1 24. The refractory metal liner in claim 22, wherein:
2 said refractory metal comprises one of tungsten, titanium, molybdenum and
3 nickel; and
4 said passivating agent comprises one or more of nitrogen and chlorine.

1 25. An electrical connection in an integrated circuit chip, said electrical
2 connection comprising:
3 a first conductive layer;

4 a liner on said first conductive layer, said liner including a barrier, said
5 barrier impeding impurities from diffusing from said first conductive layer
6 through said liner; and
7 a second conductive layer over said liner, wherein said barrier impedes
8 said impurities from diffusing from said second conductive layer through said
9 liner.

1 26. The electrical connection in claim 25, wherein said barrier comprises a
2 concentration of a passivating agent less than an amount necessary to form a
3 stoichiometric combination with said liner.

1 27. The electrical connection in claim 26, wherein:
2 said refractory metal comprises one of tungsten, titanium, molybdenum and
3 nickel;
4 said passivating agent comprises one or more of nitrogen and chlorine; and
5 said second conductive layer comprises one of tungsten and copper.

1 28. The electrical connection in claim 25, wherein said impurities comprise
2 one or more of silicon impurities and fluorine impurities.

1 29. An integrated circuit chip comprising:
2 a first conductive layer;

3 a liner on said first conductive layer, said liner including a barrier, said
4 barrier impeding impurities from diffusing from said first conductive layer
5 through said liner,
6 a second conductive layer over said liner, wherein said barrier impedes
7 said impurities from diffusing from said second conductive layer through said
8 liner.

1 30. The integrated circuit chip in claim 29, wherein said barrier comprises a
2 concentration of a passivating agent less than an amount necessary to form a
3 stoichiometric combination with said liner.

1 31. The integrated circuit chip in claim 30, wherein:
2 said refractory metal comprises one of tungsten, titanium, molybdenum and
3 nickel;
4 said passivating agent comprises one or more of nitrogen and chlorine; and
5 said second conductive layer comprises one of tungsten and copper.

1 32. The integrated circuit chip in claim 29, wherein said impurities comprise
2 one or more of silicon impurities and fluorine impurities.